传麒麟9050采用1.5微米间距的HBI晶圆对晶圆键合。Ian Cutress引述美国封装公司称其高性能HBI设备已突破0.75微米间距,难点只在规模化制造,且晶圆对晶圆的扩展性优于晶圆对芯片。他强调Tau Scaling并非新技术,只是行业既有做法的重新包装,关键仍取决于物理极限而非营销炒作。
AI 生成摘要 · 以原文为准
Kirin 9050 apparently has 1.5 micron pitch HBI die-to-wafer.
I spoke to a US packaging company several weeks ago with standard high performance HBI tools, saying they're beyond 0.75 micron pitch. It's just a case of manufacturing at scale. They're also seeing scaling better on wafer-to-wafer with die-to-wafer having hard limits.
I reiterate, Tau Scaling isn't new. It's a repackaging of what the industry has always done. If you want to get sucked up into the marketing hype, go ahead, but it's still not new. Too many people get sucked up in the marketing hype. It's about the physics.
来源:𝐷𝑟. 𝐼𝑎𝑛 𝐶𝑢𝑡𝑟𝑒𝑠𝑠 · x.com